詞語解釋
RGMII(Reduced Gigabit Media Independent Interface),即縮減型千兆介質獨立接口,是一種網絡接口標準,由美國Intel公司于2001年提出,是一種網絡接口標準,用于將千兆以太網控制器連接到網絡系統(tǒng)中的其他元件,如以太網PHY(物理層)、交換機、路由器等。 RGMII是一種非常靈活的接口標準,它支持多種傳輸模式,可以滿足不同的應用場景。RGMII接口可以支持千兆以太網,并且可以支持不同的數據速率,如10 Mbps、100 Mbps、1000 Mbps等。RGMII接口可以支持千兆以太網,并且可以支持不同的數據速率,如10 Mbps、100 Mbps、1000 Mbps等。 RGMII接口的應用非常廣泛,主要用于將以太網控制器連接到網絡系統(tǒng)中的其他元件,如以太網PHY(物理層)、交換機、路由器等。RGMII接口可以支持多種網絡設備,如以太網交換機、路由器、網絡存儲設備、網絡安全設備等,可以滿足不同的網絡應用場景。 RGMII接口還可以支持其他的千兆以太網應用,如光纖網絡、藍牙網絡、無線網絡、局域網等,可以滿足不同的應用需求。RGMII接口還可以支持多種千兆以太網應用,如以太網橋接、以太網虛擬專用網絡(VLAN)、以太網路由器、以太網負載均衡器等。 RGMII接口的優(yōu)勢在于其靈活性和可擴展性,可以支持多種應用場景,滿足不同的網絡需求。RGMII接口的另一個優(yōu)勢在于它的低功耗特性,可以有效降低網絡系統(tǒng)的功耗,提高系統(tǒng)的效率。 總之,RGMII接口是一種靈活的網絡接口標準,可以支持多種應用場景,滿足不同的網絡需求,具有良好的可擴展性和低功耗特性,是一種非常有用的網絡接口標準。 簡化的吉比特媒體獨立接口稱為RGMII(Reduced Gigabit Media Independent Interface)。采用RGMII的目的是降低電路成本,使實現這種接口的器件的引腳數從22個減少到12個。 RGMII is a reduced pin count interface that can simplify design by reducing the interface pin count from the 25pins used in the GMII interface to 12. It can lower system cost compared to existing GMII or TBI interfaces by reducing the number of layers required to route high density networking solutions. Using RGMII, fewer pins are required for the MAC/switch ASIC, which can reduce the MAC/switch cost by enabling smaller die sizes than would be possible with GMII or TBI. However, the RGMII specification calls for a timing delay on both the receive signal and the transmit signal for each port that must be implemented in a board level trace. These trace lengths are typically arranged in a spiral on the board that takes approximately one square inch of board space per trace. Broadcom offers an alternative timing solution that eliminates the need for the timing delay traces. Assuming a one-inch space requirement per trace for both transmit and receive signals on 48 ports, elimination of the timing delay traces can save 96 square inches of layout space.
簡化的吉比特媒體獨立接口稱為RGMII(Reduced Gigabit Media Independent Interface)。采用RGMII的目的是降低電路成本,使實現這種接口的器件的引腳數從22個減少到12個。 RGMII is a reduced pin count interface that can simplify design by reducing the interface pin count from the 25pins used in the GMII interface to 12. It can lower system cost compared to existing GMII or TBI interfaces by reducing the number of layers required to route high density networking solutions. Using RGMII, fewer pins are required for the MAC/switch ASIC, which can reduce the MAC/switch cost by enabling smaller die sizes than would be possible with GMII or TBI. However, the RGMII specification calls for a timing delay on both the receive signal and the transmit signal for each port that must be implemented in a board level trace. These trace lengths are typically arranged in a spiral on the board that takes approximately one square inch of board space per trace. Broadcom offers an alternative timing solution that eliminates the need for the timing delay traces. Assuming a one-inch space requirement per trace for both transmit and receive signals on 48 ports, elimination of the timing delay traces can save 96 square inches of layout space.
抱歉,此頁面的內容受版權保護,復制需扣除次數,次數不足時需付費購買。
如需下載請點擊:點擊此處下載
掃碼付費即可復制
電話卡 | 有線通 | 802.1 | 手機電影 | 綠盟 | ce | 諾基亞西門子通信 | SABP | 現場總線 | RXBP | bts | 信道容量 |
移動通信網 | 通信人才網 | 更新日志 | 團隊博客 | 免責聲明 | 關于詞典 | 幫助